A Systematical Approach For A Robust Electrostatic Discharge (Esd) Design by Chuah , Cheow Theng
A SYSTEMATICAL APPROACH FOR A ROBUST 
ELECTROSTATIC DISCHARGE (ESD) DESIGN 
 
  
 
 
 
 
 
 
 
 
 CHUAH CHEOW THENG 
 
 
 
 
 
 
UNIVERSITI SAINS MALAYSIA 
                                           2016 
 
1 
A SYSTEMATICAL APPROACH FOR A ROBUST 
ELECTROSTATIC DISCHARGE (ESD) DESIGN 
 
  
 
 
 
by 
 
 
 
 
 CHUAH CHEOW THENG 
 
 
 
 
Thesis submitted in fulfilment of the requirements  
for the degree of 
 Doctor of Philosophy 
 
 
 
MAY 2016
1 
ii 
ACKNOWLEDGEMENTS 
 
I would like to use this opportunity to acknowledge all of the people who have enriched my 
USM experience. First of all, I would like to express my gratitude to Professor Othman 
Sidek for his constant support throughout my studies at USM. He has been my advisor since 
my undergraduate days, and has provided invaluable guidance and support. His dedication to 
his students and his constant pursuit of excellence will continue to serve as a model for my 
professional life. 
I would also like to express my gratitude to all of my friends who have engaged and 
encouraged me throughout all these years.  There are too many of you to name individually, 
but your companionship leaves an indelible mark in my life. 
My family has been a constant source of encouragement during my past eight years at USM. 
My sisters and niece (Siew Ee, Siew Ban, Siew Poh, Yuseke, Yuto), have shared my joys 
and tears since we were kids. My parents (Cheng San and Hare Moey), have also been 
shining beacons during the darkest times of my life. 
I am fortunate to have such a wonderful wife as Lim Shwu Shan and son as Chuah Chen 
Chun and daughter Chuah Chen En.  Shwu Shan is a patient companion, and our technical 
discussions at home have made me more than twice as efficient. She is, at once, a wise 
counsel and a comforting shoulder. I am indebted to her for the completion of this chapter in 
my life. This thesis is dedicated to both of my parents, family and beloved wife and children. 
 
 
 
 
 
iii 
TABLE OF CONTENTS 
                                          PAGE 
Acknowledgement  …………………………………………………………………. ii 
Table of Contents …………………………………………………………………... iii 
List of Tables ………………………………………………………………………. viii 
List of Figures ……………………………………………………………………... ix 
List of Abbreviation ………………………………………………………………. xv 
Abstrak ………………………………………………………………………......... xvii 
Abstract …………………………………………………………………………….. xviii 
 
CHAPTER 1 – INTRODUCTION                                                                      1 
 
1.0 Introduction ……. …………………………………………. 1 
1.1 Background of ESD ………………………………………… 2 
1.2 Problem Statement ………………………………………………. 3 
1.3 Motivation for Setup ESD Design Flow ………..………………. 5 
1.4 Research Scope    …………..………………………………..    8 
1.5 Objectives of the Research …………………………………. 9 
1.6 Contribution ………………………………………………… 10 
1.7 Thesis outline ……………………………………………….. 10 
 
CHAPTER 2 – LITERATURE REVIEW                                                         12 
 
2.0 Introduction …………………………………………………. 12 
2.1 ESD Failures – Latent Failures …………………………………… 12 
 
2.1.1 ESD Failure Modes ….……………………………………….. 13 
 
2.1.2 ESD Protection Failure Analysis For Shaping Up The New 
Design Rules of Technology sensitivity 
14 
                      
iv 
 PAGE 
2.2 Review of Work by Similar Approach ………………………….. 16 
 2.2.1  Predictive Full Circuits ESD Simulation and Analysis Using  
Extended ESD compact Models 
 
16 
 2.2.2 A Predictive Full Chip Dynamic ESD Simulation and…….. 
Analysis Tool for Analog and Mixed-Signal ICs 
 
18 
 2.2.3 Whole-Chip ESD Protection Design Verification by CAD 19 
2.3 Review of Scope of Research Related to Thesis …………... 21 
 2.3.1   Modeling of ESD Stress and Developing of Test 
Method …………………………………………………………….                  
21 
 2.3.2   Device Modeling of High Current Effects ………….......             22 
 2.3.3   Development of ESD Design Rules and ESD Design Rule 
Checker….…………………………………………………………..        23 
 
 2.3.4   System Level Optimization …..……………………………..   24 
2.4 ESD Testing Methods 26 
 2.4.1   Human Body Model (HBM) Testing ……………………... 28 
 2.4.2   Charged Device Model (CDM) Testing ……………….......             29 
 2.4.3   Machine Model (MM) Testing …………………………..         30 
2.5 Top-Down ESD Design …………………………………..          32 
 2.5.1   ESD Design…..…………………………………………….  33 
 2.5.2   The ESD Design Window ………………………...     35 
 2.5.3   ESD Protection Strategy ………………………………….... 37 
 2.5.4   ESD Protection Methods …………………………………..       38 
             2.5.4.1   Input ESD Protection ……………………………..        38 
             2.5.4.2   Output ESD Protection ……………………………    39 
2.6 Full-Chip Protection ………………………………………………..         40 
2.7 ESD Design Rules ……………………………………………. 43 
 
v 
 
            PAGE 
CHAPTER 3 – METHODOLOGY                                                                   45 
 
3.0 Introduction ………………………………………………………… 45 
3.1 Proposed ESD Design Flow ……………………………………….. 45 
3.2 Tools used in Proposed ESD Design Flow ……………………….. 48 
 3.2.1  Schematic Checking Tool ………………………………….. 48 
 3.2.2  Autoclamp Placement Tool ……………………………….. 49 
 3.2.3  Layout versus Schematic Checker ………………………… 65 
 3.2.4  Automated Layout ESD DRC Checker ( ESD Design Rule 
Checker , Current Density Checker and Power Bus Resistance 
Extraction Tool)…………………………. 
 
65 
             3.2.4.1 Automated ESD DRC Checker pre-processor  ……..  69 
             3.2.4.2  Overlay Capability Enhancement ………………. 71 
             3.2.4.3  Algorithm of the ESD design rule checker  …….. 73 
 3.2.5  ESD Circuit Simulation  (ESD Circuit Simulator (HBM/MM)    
           – iHBMM) ………………………………………………….. 
 
75 
            3.2.5.1  Algorithm of the iHBMM  ……………………….. 81 
            3.2.5.2  Step of iHBMM execution  ………………………. 82 
 3.2.6  ESD Simulation (CDM) –iCDM …………………… 88 
            3.2.6.1  Algorithm of the iCDM  ……………………….. 91 
3.3 ESD Device selection & ESD Protection Design  -- (Correct-by-
Construction Design Strategy in  ESD Design flow ) …………   
 
93 
3.4 ESD design window ……………………….…………………… 98 
 
 
 
                     
vi 
PAGE 
CHAPTER 4 – RESULTS & DISCUSSION                                                   101 
 
4.1 Experiment To Verify ESD Design Flow ……………………….… 101 
4.2 Chip W …………………………………………………………….. 101 
 4.2.1   Buffer layout  DRC Checker Finding  ……………………… 102 
 4.2.2   HBM ESD Simulation  ……………………………………..        103 
 4.2.3   MM ESD Simulation  ………………………………………                    109
 4.2.4   CDM ESD Simulation  ……………………………………..            109 
 4.2.5   Interface Layout Ohmic DRC Checker ( Chip W)  ………… 113 
4.3 Chip F  …………………………………………………………….. 115 
 4.3.1   Buffer layout  DRC Checker Finding  ……………………… 115 
 4.3.2   HBM ESD Simulation  (Chip F)    ..………………………..        118 
 4.3.3   MM ESD Simulation  (Chip F)   ……………………………                    123
 4.3.4   CDM ESD Simulation  (Chip F)  ….………………………..            124 
 4.3.5   Interface Layout Ohmic DRC Checker ( Chip F)  ………… 127 
4.4 Chip G  ……………………………………………………………. 129 
 4.4.1   ESD Cell Selection, Clamp Placement (Chip G) ………….. 129 
             4.4.1.1   Autolamp Placement  Tool…………………..                     136 
 4.4.2    Buffer layout  DRC Checker Finding (Chip G)         136 
 
 
 
 
 
 
 
 
vii 
                       PAGE 
CHAPTER 5                                                                                                        140 
 
5.0 Conclusion  ………………………………………………………… 140 
5.1 Recommendation for Future Work  ……………………………….. 141 
 
REFERENCES ……………………………………………………………..  143 
 
 
APPENDIX 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
viii 
LIST OF TABLES 
                                          PAGE 
Table 2.1 Title of review and summary of pro and con. 16 
Table 3.1 6 major ESD design rules 68 
Table 4.1 Overview of the ESD clamps for the 0.9V,, 1.2V,1.8V and 3.3V 
domains 
132 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
ix 
LIST OF FIGURES 
                                          PAGE 
Figure 1.1 The scope of ESD research 8 
Figure 2.1 Typical ESD Damage 13 
Figure 2.2 ESD damage occurs at drain diffusion 15 
Figure 2.3 ESD damage occurs at PMOS gate 15 
Figure 2.4 ESD damage occurs at NMOS finger                                                        15 
Figure 2.5 ESTEEM ESD simulation tool flow chart 17 
Figure 2.6 Working Flow of the DynEsdChecker 18 
Figure 2.7         New ESDcat package consists of four CAD modules 20 
Figure 2.8 Scale of various ESD models 27 
Figure 2.9 Superposed waveforms obtained for the standard ESD 
models (logarithmic time scale) 
27 
Figure 2.10 Human Body Model Circuit 29 
Figure 2.11 Charged Device Model Test 30 
Figure 2.12 Machine Model Circuit 31 
Figure 2.13 An example of a “top-down ESD design flow” for an ASIC 
methodology.                         
                                                                      
   32 
Figure 2.14 High-level schematic of the chip architecture. The figure highlights  
the signal path and the alternative ESD current path created by 
the  ESD networks          
               
34 
Figure 2.15     ESD design window   36 
Figure 2.16 ESD design window for an ESD device (diode I–V 
characteristic)            
36 
Figure 2.17      ESD design window for an S-type I–V characteristic ESD 
device             
 
37 
Figure 2.18 A classic primary-secondary ESD protection scheme                           39 
Figure 2.19 A five-diode string power clamp.                                                                 40 
Figure 2.20 Full-chip ESD protection scheme 1                                                             41 
Figure 2.21 Full-chip ESD protection scheme 2                                                             41 
Figure 2.22   Overall Protection Method for HBM, MM, and CDM Methods                 42 
x 
PAGE 
Figure 3.1 Details of the ESD design flow highlighting the tools  
used at various levels of the design process                 
                             
47 
Figure 3.2 Flowchart for schematic ESD verification 48 
Figure 3.3 ESD sensitive configuration 49 
Figure 3.4  ESD clamp placement planning and optimization flow 54 
Figure 3.5 A prior art circuit model of a uniform power/ground distribution 
network of a semiconductor integrated circuit. 
 
53 
Figure 3.6   A discrete model of an individual s e g m e n t  of  the network o f  
Figure 3.5 
 
55 
Figure 3.7 A differential   model   of a mesh s e g m e n t    of a semiconductor    
integrated   circuit.   
57 
Figure 3.8 A simplified floor plan diagram of a semiconductor integrated 
circuit illustrating a constant current rectangle corresponding to a 
selected block of the integrated circuit. 
62 
Figure 3.9 ESD ohm rules. 64 
Figure 3.10  Generic  automated layout checker tool work flow 67 
Figure 3.11 Metal width and via count related rules. 68 
Figure 3.12 Resistance related design rule (ESD ohm rules) 68 
Figure 3.13  The green arrows are the desired path for the ESD current. 
Red arrows are the undesired path for the ESD current. 
71 
   
   
 
 
 
 
 
 
 
 
xi 
PAGE 
Figure 3.14  mpm_v_bsc_pad snapshots D2 to pwrp connection M5 violations 
(with overlay capability, violation points are inserted into the 
database). Propose location of M6 that would ease the current 
congestion. 
72 
Figure 3.15 Illustration of ESD shell models for MOSFET devices 75 
Figure 3.16 The flowchart for iHBMM 76 
Figure 3.17 IBIS model generation 78 
Figure 3.18 Behavioural description of a SCR using a state machine. 79 
Figure 3.19 TLP measurement vs simulation using VHDL-AMS model of a 
Power clamp for two stress Vdd to Vss (left) and Out to Vss (right). 
79 
Figure 3.20 IBIS model 80 
Figure 3.21 Gauss’ Law 88 
Figure 3.22 The flowchart for iCDM 90 
Figure 3.23 The method to sum the CDUT 92 
Figure 3.24 ESD Protection Schemes,  
 a) pull-up, pull-down and supply clamp scheme,  
 b) redundant primary and secondary ESD protection scheme, and  
 c) VSS-referenced high IO ESD protection and supply clamp   
     scheme               
                                                         
97 
Figure 3.25 2 typical ESD I-V characteristics, simple  turn-on  and  I-V  
snapback    
   98 
Figure 3.26 Examples of ESD design window  
 a) junction breakdown-type conduction,  
 b) S-type I-V characteristics       
                                                                   
  100 
Figure 4.1 Violation and overlay in the clamp buffer check results  102 
Figure 4.2 Violation in the ESD diode buffer check (Chip W)                                      103 
Figure 4.3 HBM Simulation Results of Chip W                                                            104 
Figure 4.4 ESD scheme responsible for ESD failure in Chip W 
(HBM & MM)            
105 
 
 
 
  
 
 
 
xii 
PAGE 
Figure 4.5 ESD scheme fixes for ESD failure in Chip W (HBM & MM)                     105 
Figure 4.6          Scanning Electron Microscope (SEM )photo of rupture clamp 
under HBM stress 
 
106 
Figure 4.7          How the ESD protective clamp tap to (a) VSS (pink color) and (b) 
VSSA (white color). 
 
107 
Figure 4.8          SEM photo of damage internal device under MM stress                             108 
Figure 4.9          MM Simulation Results of Chip W                                                             110 
Figure 4.10         Destroy device in circuit ( CDM  failure for Chip W).                                                                        
The  failing  pull-down  FET  is c ircled.             
                                        
111
Figure 4.11        CDM simulation waveform showing voltage violation on FET 
drain. Technology limit is 11V whereas FET drain overshoot 
at 14.45V              
 
112 
Figure 4.12         CDM simulation waveform showing on fix IO with no 
violation against technology limit at 11V (FET drain voltage 
~9 V)                         
 
112 
Figure 4.13         Product ‘W’ Full Chip Interface ESD DRC Data.  
The ‘red’ stripe of bumps is the weak points of the resistance.  
 ‘Green’ areas are bumps that have resistance lower then maximum   
allowable design rule value        
                                                                  
114 
Figure 4.14           The white circle is the additional clamps added to help                                  
reducing the ohmic resistance in the red stripe bumps. 
The clamp placement is route by the autoclamp placement  
algorithm           
                                                                                     
114 
Figure 4.15            Diode to pad connection via violation (Chip F)                                     116 
Figure 4.16             Clamp to power connection via violation (Chip F)                                117 
Figure 4.17     Diode to vss connection via violation (Chip F)                                      117 
Figure 4.18             HBM Simulation Results of Chip F                                                       119 
 
 
 
 
 
xiii 
PAGE 
Figure 4.19             The hot spot in the failing ESD clamp device.                                       120 
Figure 4.20             The original ESD clamp to vss connection                                             121 
Figure 4.21             The new ESD clamp to vsso connection                122 
Figure 4.22 Fullchip F MM simulation results                     123 
Figure 4.23 SEM of the damage PFET                            125 
Figure 4.24 The failure device (K1) in the snapshot circuit                           125 
Figure 4.25 CDM simulation waveform showing voltage violation on 
PFET.  Technology limit is 9V whereas FET drain overshoot 
at 12V                       
126 
   
Figure 4.26 CDM simulation waveform showing on fix IO with no 
violation against  technology limit at 9V ( PFET voltage ~  
7V)                                            
126 
   
Figure 4.27 Product ‘W’ Full Chip Interface ESD DRC Data. The ‘red’ stripe of 
bumps is the weak points of the resistance. ‘Green’ areas are bumps 
that have resistance lower then maximum allowable design rule 
value.                                            
128 
   
Figure 4.28 The red circle is the additional clamps added to help reducing the 
ohmic resistance in the red bumps. The clamp placement is route by 
the autoclamp placement algorithm.       
128 
   
Figure 4.29 Shrinking ESD design margins in advanced CMOS technology                130 
Figure 4.30 ESD protection clamps for CMOS technology (a) P1 (b)P2 (c)P3 
(d) P4 IO Padtype. 
 
131 
Figure 4.31 Some of the TLP data for the Devices in the ESD Si Testchip                  131 
 
 
 
 
xiv 
PAGE 
Figure 4.32 Comparison Among the ESD Protection Designs IO Circuits       135 
Figure 4.33 Buffer check violation for chip G                             136 
Figure 4.34 Chip G HBM simulation results, no violation is found 137 
Figure 4.35 Chip G MM simulation results, no violation is found 138 
Figure 4.36 Product ‘G’ Full Chip Interface ESD DRC Data. All bumps pass the 
interface ohmic ESD DRC. No ESD fix is needed 
139 
   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
xv 
LIST OF ABBREVIATION 
                                                                                                        PAGE 
IC Integrated circuit 1 
CMOS Complementary metal-oxide-silicon 1 
ESD Electrostatic discharge 1 
MOSFET Metal- oxide-silicon  field-effect  transistor   1 
TLP Transmission   line  pulsing   1 
EOS Electrical over stress 3 
HBM  Human Body Model 4 
MM Machine Model 4 
CDM Charged Device Model 4 
DOE Design of Experiments 11 
CAD Computer Aided Design 16 
ESTEEM Extended ESD Compact Models 17 
TCAD Technology computer aided design 22 
ASIC Design specific IC architecture 32 
FD-NMOS Fully Depleted NMOS 38 
SCR Silicon Controlled Rectifier 38 
ggNMOS Grounded gate N-MOSFET 39 
gCNMOS Gate coupling NMOS 40 
   
 
 
 
 
 
 
 
 
 
 
 
 
 
xvi 
  PAGE 
LVS Layout Versus Schematic 65 
GUI Graphic User Interface 71 
BJT Bipolar junction transistor 94 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
xvii 
SUATU PENDEKATAN SISTEMATIK BAGI REKABENTUK  
NYAHCAS ELEKTROSTATIK YANG TEGAP  
ABSTRAK 
 
 
 Dengan peningkatan kegagalan cip disebabkan ESD, reka bentuk IC untuk 
membangunkan aliran reka bentuk ESD yang komprehensif menggunakan pelbagai perisian 
automatik yang boleh mengesan secara berkesan kelemahan reka bentuk ESD lebih awal 
dalam fasa reka bentuk telah menjadi semakin penting. Kita perlu mendapatkan reka bentuk 
(reka bentuk ESD dalam konteks ini) yang tepat pada kali pertama. Aliran pengesahan reka 
bentuk ESD sedia ada adalah sama ada bergantung susun atur (pemeriksa peraturan reka 
bentuk susun atur), bergantung litar (simulasi litar) atau terlalu lewat untuk memintas 
masalah reka bentuk ESD. Satu cadangan aliran reka bentuk ESD ditunjukkan dengan 
beberapa idea reka bentuk ESD yang betul-masa-pembinaan. Satu metodologi reka bentuk 
dan strategi perlindungan ESD untuk sistem digital, teguh kepada peristiwa-peristiwa ESD, 
dibangunkan dan disahkan untuk teknologi MOS komersial 45nm, 65 nm dan 90 nm. Aliran 
reka bentuk ESD pada dasarnya mengambil berat tentang model tekanan ESD HBM, MM 
dan CDM. Aliran reka bentuk ESD yang dihasilkan menunjukkan pelbagai jenis kesilapan 
reka bentuk telah dapat dikesan dan mewajarkan keperluan untuk peningkatan strategi 
perlindungan ESD ini. Kita mempunyai pemeriksa aturan reka bentuk bentangan, simulasi 
litar, alat automatik letakan pengapit dan beberapa alatan lain dalam aliran reka bentuk ESD 
ini. Menggunakan teknik-teknik pengukuran, pemodelan dan simulasi, metodologi reka 
bentuk dan strategi perlindungan ESD telah berjaya diimplementasikan ke dalam aliran reka 
bentuk utama komersial. Cip-cip ujian tertentu, direkabentuk menggunakan aturan-aturan 
ESD konvensional yang disasarkan untuk perlindungan tekanan ESD, telah digunakan 
sebagai bahan-bahan ujian bagi metodologi baru ini.  Perubahan reka bentuk ini 
menghasilkan cip yang melepasi aras-aras tekanan ESD ( piawaian industri HBM 2.5kV, 
MM 200V  dan CDM 500V) dengan hampir tiada pindaan reka bentuk yang besar. 
xviii 
A SYSTEMATICAL APPROACH FOR A ROBUST ELECTROSTATIC 
DISCHARGE (ESD) DESIGN 
ABSTRACT 
 
 
 
With the increase events of ESD-induced chip failure, it has become vital for the IC 
design community to develop a comprehensive ESD design flow with various automated 
tools that can efficiently detect ESD design weakness early in the design phase. We need to 
get the design (ESD design in this context) right at the very first time.  Existing ESD design 
verification flow is either layout dependent (layout design rule checker), circuit dependent 
(circuit simulation) or too late to intercept the ESD design problem.  A proposed ESD 
design flow is demonstrated with some correct-by-construction ESD design idea. An ESD 
design methodology and protection strategy for digital systems, robust to ESD events, is 
developed and validated for commercial 45nm, 65 nm and 90 nm MOS technologies. The 
ESD design flow basically takes care of the HBM, MM and CDM ESD stress models.  The 
ESD design flow demonstrates different type of design errors that the tools have uncovered 
and justify the need for this enhanced ESD protection strategy. We have layout design rule 
checker, circuit simulation, auto clamp placement tool and other tools in our ESD design 
flow. Using these measurement, modeling and simulation techniques, the design 
methodology and protection strategy was successfully implemented into a commercial 
mainstream design flow. Specific IC test chips, designed using conventional ESD rules 
targeted for ESD stress protection, were used as test vehicles for the new methodology; 
resulting design changes resulted in chips that passed levels of ESD stress ( industrial 
standard of HBM 2.5kV, MM 200V  and CDM 500V) with virtually no major design 
amendments. 
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CHAPTER 1 
INTRODUCTION 
 
1.0)  Introduction 
 
Continuous scaling adherence to Moore’s law has created high integration  and low 
cost for mass production,  integrated  circuits  (ICs)  with  high-speed  input/output (I/O)  
operating   in  giga-Hz   (GHz)  frequency   bands  designed and fabricated in 
complementary metal-oxide-silicon (CMOS)   technology.   The trigger voltage  and  
holding  voltage  of  electrostatic discharge (ESD)  protection  device  must  be designed  
lower  than  the gate-oxide  breakdown  voltage  of metal- oxide-silicon  field-effect  
transistor  (MOSFET)  to prevent I/O circuits from being damaged during ESD stresses. 
Moreover, the turn-on resistance of ESD protection device should be minimized in order  
to  reduce  the  joule  heat  generated  in  the  ESD  protection device during ESD events. 
The gate-oxide breakdown voltage of MOSFET is also decreased as semiconductor 
process technology is scaled down to nanoscale.  For instance,  the gate-oxide  
breakdown voltage  under  100-ns  transmission   line  pulsing  (TLP)  stress  is decreased  
to only ~5 V in a 90-nm  CMOS  technology  with gate- oxide thickness of ~15 Å. But, 
the ESD voltages in our environment co u l d  be as high as thousands of  volts.  Thus, ESD 
protection design in nanoscale becomes more challenging.  To  simultaneously  
optimize  the  circuit performance  and  ESD  robustness,  the I/O  circuit  and ESD 
protection circuit should be co-designed in the design phase of IC products in 
systematically approach  in ESD design flow with construct-by-design strategy[1]. 
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1.1) Background of ESD 
ESD is little more than the shock experienced when touching a metal doorknob 
after walking across a carpeted room or sliding across a car seat in our daily life. However, 
ESD has been a serious industrial problem for centuries. As early as the 1400’s, ancient 
forts were using static control procedures and devices to prevent electrostatic discharge 
ignition of black powder stores. By the 19th century, paper mills in United State of 
America employed basic grounding, flame ionization techniques, and steam drums to 
dissipate ESD from the paper through the drying process[2]. All business and industrial 
process has issues with electrostatic charge and discharge at one time or another. 
Munitions and explosives, petrochemical, pharmaceutical, agriculture, printing and graphic 
arts, plastics and others are just some of the industries where control of ESD has vital 
importance. 
 
The age of electronics brought with it new challenge associated with ESD, as 
electronic devices become faster and smaller, their sensitivity to ESD increases. Today, 
ESD impacts productivity and product reliability in virtually every aspect of the global 
electronics environment. 
 
Despite a great deal of effort during the past few decades , ESD still affects 
production yields, manufacturing costs, product quality, product reliability, and 
profitability. The cost of damaged devices themselves ranges from only a few cents for a  
diode to thousands of dollars for complex IC. It is unlikely that any company which 
ignores static control will be able to successfully manufacture and deliver undamaged 
electronic parts. 
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1.2) Problem Statement  
 
 
ESD is a phenomenon of charge balancing process between two objects at different 
potential. Usually, static electricity can be generated due to the friction between different 
kind of materials, and the accumulated electrostatic charge can spontaneously be 
transferred to the object at lower potential. In our daily life, ESD events usually give a mild 
shock to human being that is a bit annoying but if the same amount of ESD stress is 
injected into a microelectronic component in nano scale, it could be detrimental. ESD 
events often involve high voltage (kV) and high current stress (1 - 10 A) on electric devices. 
Despite the fact of very short duration (0.2 - 200 ns), the ESD event incurs a massive 
current/voltage pulses can destroy ICs. These catastrophic ESD failures are none other then 
junction breakdown, molten via effects, the gate oxide rupture and source to drain punch-
through.  
 
In fact, a substantial number of IC failures are related to ESD/EOS (electrical over 
stress). ESD/EOS damage is responsible for nearly one third of the failures of IC, and 
approximately 10 % of customer returns are exclusively due to ESD problems.   
Indisputably ESD is one of the most important quality and reliability concerns in the IC 
industry. Therefore, to make highly reliable IC products that are insensitive to ESD threats, 
ESD phenomenon must be well controlled through all phases of a device’s life cycle. 
Despite the strong need for understanding of ESD phenomena, there has been a perception 
that ESD engineering is a ‘black art’; ESD engineers used to provide solutions based on 
their experience without fundamental understanding of failure mechanisms. However, 
during the past twenty years, numerous studies have laid the foundation for a deeper 
understanding of the ESD phenomena, and based on that understanding, various on-chip 
ESD protection techniques have been developed. ESD studies are very vast and multi-
discipline studies encompass thermal, mechanical, geometrical and electrical physics. 
 
    
 
4 
This thesis presents simulation models that can be used to predict CDM 
failures in system-in-packages and Human Body Model (HBM) and Machine Model 
(MM )failure in chip level. Simulation of Charged Device Model (CDM) events in the IC  
requires modeling the plural charge storage locations and discharge paths. The CDM test is 
carried out on a packaged IC of a product. Finding the ESD related failures after fabricating 
and packaging an IC costly than finding the same issues earlier in the design cycle, and 
fixing them before fabrication. Thus, it is desirable to detect the ESD weaknesses in the IC 
design and fix them before fabricating the ICs (until packaging). In the HBM and the MM 
tests, peak current for a given pre-charge voltage is known beforehand. Designers can design 
and place the ESD protection circuits to minimize the stress on the circuits for each stress 
mode. However, in the CDM test, the peak current varies from design to design, depending 
on the size of the die and of the package. Unlike in the other tests, during the CDM test, the 
path of discharge cannot be easily located and identified. A charge storage model needs to 
be created to better understand the current discharge paths and the resulting potential 
drop. The rise time dictates that transient effects have to be included while analysing the 
circuit reliability and study the robustness of circuits. These ESD circuit simulations also 
allow the designers to measure voltages and currents at the internal nodes, a method which is 
not easy to implement while testing the packaged ICs. Circuit simulations allow the chip 
designers to conduct what-if analysis and make well-informed decisions during the circuit, 
package or ESD protection network re-design. These are very important for ESD reiteration 
in design stage and also allow the analysis of the root cause of any unexpected ESD failures 
(HBM, MM or CDM). 
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1.3)  Motivation for Setup ESD Design Flow 
Typical conventional ESD validation method is mainly in the post Si phase which 
leaves a very tight narrow design time window for fixing any potential ESD failures.  ESD 
has become a major reliability of semiconductor industry. Thus, we need an early prediction 
of ESD performance of the ESD protection install in the design protection scheme at the 
early phase of design flow. Any early prediction would provide flexibility to provide proper 
ESD fixes (circuit, layout, technology process and others) to achieve ESD proof design.  
 
ESD protection is essential for reliability and high yield. By focusing all ESD 
protection development efforts on device-level protection circuits, the chip-level paths are 
often neglected. ESD events are notoriously difficult to simulate and do not address power 
bussing issues; design rules are meant to be broken. Every new product really becomes an 
ESD test chip as we have encounter new ESD issue that we never experience before. 
 
This is a difficult problem to solve. The long-term solution lies in improved 
technology: models, simulation, and characterization. Each engineer making decisions in the 
new product development cycle needs to become familiar with the standard methods of ESD 
testing. A device designer may understand nuances of the breakdown characteristics of an 
ESD protection structure, but may not understand the details of the product-level testing that 
the device must withstand. The system designer may follow strict rules in the application of 
ESD protection cells to the chip-level design, but without knowledge of how the product will 
be zapped, it may not have the ability to adapt to the unique requirements of their chip 
architecture. 
 
